MTS Silicon Design Engineer
WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
MTS SILICON DESIGN ENGINEER
THE ROLE:
An RTL design and integration role in our System on Chip (SoC) design team, where numerous subsystems and IP cores are integrated to produce high performance SoC products. Our designers work on SoC level RTL design, block level RTL design, and/or subsystem level integration for a variety of SoC products
THE PERSON:
You are an experienced RTL designer who has a passion for modern digital SoC design and flows. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You pay attention to the details. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.
KEY RESPONSIBILITIES:
- Develop and maintain SoC and subsystems synthesizable RTL, design methodology and infrastructure
- Collaborate directly with IP Architecture, SoC Architecture and Design Leads to understand IPs and the integration requirements
- Debug and resolve issues with SoC Integration, SoC Design Verification and post-silicon validation teams
- Work with IP development teams and Physical Design (PD) team to meet SoC Power/Performance/Area goals by providing synthesis and timing closure support
- Resolve SoC simulation regression failures through close collaboration with SoC Verification Team and working with Verification Team members to ensure achievement of verification quality metrics
- Support the activities of the Emulation Team
- Attend and contribute to regular technical status meetings
PREFERRED EXPERIENCE:
- 7+ years of RTL (Verilog / System Verilog) ASIC design experience
- Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
- Expert understanding of block level timing constraints
- Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
- Familiarity with industry standard power flows
- Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash
- Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
- Industry experience with ASIC SoC design and IP integration
- Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
- Experience with integration of Hard IPs such as SerDes, PLLs an asset
- Familiarity with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications preferred
- Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
- Mentorship experience is an asset
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in computer engineering/Electrical Engineering
#LI-SK4
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
MTS SILICON DESIGN ENGINEER
THE ROLE:
An RTL design and integration role in our System on Chip (SoC) design team, where numerous subsystems and IP cores are integrated to produce high performance SoC products. Our designers work on SoC level RTL design, block level RTL design, and/or subsystem level integration for a variety of SoC products
THE PERSON:
You are an experienced RTL designer who has a passion for modern digital SoC design and flows. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You pay attention to the details. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.
KEY RESPONSIBILITIES:
- Develop and maintain SoC and subsystems synthesizable RTL, design methodology and infrastructure
- Collaborate directly with IP Architecture, SoC Architecture and Design Leads to understand IPs and the integration requirements
- Debug and resolve issues with SoC Integration, SoC Design Verification and post-silicon validation teams
- Work with IP development teams and Physical Design (PD) team to meet SoC Power/Performance/Area goals by providing synthesis and timing closure support
- Resolve SoC simulation regression failures through close collaboration with SoC Verification Team and working with Verification Team members to ensure achievement of verification quality metrics
- Support the activities of the Emulation Team
- Attend and contribute to regular technical status meetings
PREFERRED EXPERIENCE:
- 7+ years of RTL (Verilog / System Verilog) ASIC design experience
- Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
- Expert understanding of block level timing constraints
- Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
- Familiarity with industry standard power flows
- Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash
- Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
- Industry experience with ASIC SoC design and IP integration
- Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
- Experience with integration of Hard IPs such as SerDes, PLLs an asset
- Familiarity with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications preferred
- Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
- Mentorship experience is an asset
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in computer engineering/Electrical Engineering
#LI-SK4