Video Codec IP Sub-System Lead
WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
The Video HW IP/Solution Group at AMD is undergoing an exciting expansion in Cambridge, UK. We focus on video codec IP development, covering the entire design cycle across: architecture, algorithm design and modelling, block specification, HLS and RTL design, test planning, verification and end-to-end validation, and FW implementation. Our video IP goes into the majority of AMD’s SoCs, so we get the pleasure of seeing the results of our work in real products.
We are a team who actively look for variety and complicated problems in our daily work. We encourage each other to work, over time, on all aspects of our development and to have a big picture view of our designs to better guide our block level development.
Becoming a part of our local team at this stage is a hugely exciting opportunity and will enable you to play a key role in solidifying our culture and values as we grow.
ABOUT YOU:
We are looking for an engineer to act as the sub-system lead for a group of video blocks. In this role you will be responsible for overseeing the development of blocks from the first planning stage to the final sign-off and further maintenance and improvements. You will work together with other teams, coordinate the work and act as first contact for questions regarding your block. In addition, there is the opportunity to mentor junior staff.
You are keen to make a real word difference in video. You want to achieve the best image quality and customer experience, whilst minimising bandwidth, power and chip area. You are excited by the challenges these goals create.
You are intelligent, curious, and want to get stuck into very difficult concepts. You are likely to have an excellent degree in a computer science, engineering, maths, or science discipline. You enjoy working in a team and sharing your skills and experience with your teammates.
We are part of a global team, working with and supporting colleagues principally in Cambridge, UK and Markham, Ontario, Canada, and some interaction with other teams elsewhere in the USA and India. You relish working with people globally and from different cultural backgrounds. You are an excellent communicator in English, both verbally and written.
You should have knowledge in some of the items listed below and demonstrate the ability to become quickly comfortable with the rest:
- Video codecs
- System architecture
- ASIC flow: design and verification; simulation, synthesis, timing closure and coverage; physical design and scripting
- FGPA: primarily for ASIC debug and early bring-up
- Verilog: low-level implementation and debug
- System-C: high-level implementation and debug
- C/C++: firmware implementation and algorithm modelling
- Python: algorithm design and prototyping
#LI-HS3
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
The Video HW IP/Solution Group at AMD is undergoing an exciting expansion in Cambridge, UK. We focus on video codec IP development, covering the entire design cycle across: architecture, algorithm design and modelling, block specification, HLS and RTL design, test planning, verification and end-to-end validation, and FW implementation. Our video IP goes into the majority of AMD’s SoCs, so we get the pleasure of seeing the results of our work in real products.
We are a team who actively look for variety and complicated problems in our daily work. We encourage each other to work, over time, on all aspects of our development and to have a big picture view of our designs to better guide our block level development.
Becoming a part of our local team at this stage is a hugely exciting opportunity and will enable you to play a key role in solidifying our culture and values as we grow.
ABOUT YOU:
We are looking for an engineer to act as the sub-system lead for a group of video blocks. In this role you will be responsible for overseeing the development of blocks from the first planning stage to the final sign-off and further maintenance and improvements. You will work together with other teams, coordinate the work and act as first contact for questions regarding your block. In addition, there is the opportunity to mentor junior staff.
You are keen to make a real word difference in video. You want to achieve the best image quality and customer experience, whilst minimising bandwidth, power and chip area. You are excited by the challenges these goals create.
You are intelligent, curious, and want to get stuck into very difficult concepts. You are likely to have an excellent degree in a computer science, engineering, maths, or science discipline. You enjoy working in a team and sharing your skills and experience with your teammates.
We are part of a global team, working with and supporting colleagues principally in Cambridge, UK and Markham, Ontario, Canada, and some interaction with other teams elsewhere in the USA and India. You relish working with people globally and from different cultural backgrounds. You are an excellent communicator in English, both verbally and written.
You should have knowledge in some of the items listed below and demonstrate the ability to become quickly comfortable with the rest:
- Video codecs
- System architecture
- ASIC flow: design and verification; simulation, synthesis, timing closure and coverage; physical design and scripting
- FGPA: primarily for ASIC debug and early bring-up
- Verilog: low-level implementation and debug
- System-C: high-level implementation and debug
- C/C++: firmware implementation and algorithm modelling
- Python: algorithm design and prototyping
#LI-HS3