Senior UVM Verification Engineer

Celestial AI

Posted Sept. 17, 2023

Don't forget to mention FPGAjobs in your application. We are a small team, and these mentions are a huge help to us!

<div class="content-intro"><p><strong><u>About Celestial AI</u></strong></p> <p>As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the ‘Memory Wall’ problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power. The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.</p></div><p><strong>Job Description:</strong></p> <p>&nbsp;</p> <p>In this role, you will be driving the verification effort and methodology while working closely with architects, designers, and ML software engineers. You will be creating a UVM testbench environment for a custom AI processor, including testbenches, tests, regressions, and functional coverage to achieve zero bug escapes. The UVM environment will co-exist with AMS testbenches to provide strong verification of the novel Celestial AI architecture that enables higher scalable performance than traditional designs. The extended environment you create will be used to cover iterative and fast-paced HLS-generated code.</p> <p>&nbsp;</p> <p>&nbsp;</p> <p><strong>ESSENTIAL DUTIES AND RESPONSIBILITIES:</strong></p> <ul> <li>Create UVM testbench Environment, interfacing with Digital AMS and Software</li> <li>Develop infrastructure, testbenches, tests, and coverage to ensure proper functionality</li> <li>Collaborate with ASIC and software design teams to develop testplans</li> <li>Design, develop, and maintain modular and reusable UVM testbenches for Celestial ML custom blocks.</li> <li>Confirm test completeness through code and functional coverage</li> <li>Provide technical leadership and mentoring</li> </ul> <p>&nbsp;</p> <p><strong>QUALIFICATIONS:</strong></p> <ul> <li>Requires 8+ years of experience with UVM Testbench Infrastructure</li> <li>In depth knowledge of UVM testbenches, stimulus, constraints, and testing</li> <li>Experience with DDR, preferred</li> <li>Extensive experience with System Verilog, Python, and some experience with C/C++</li> <li>Knowledge of / Experience in Network Protocols</li> <li>Experienced with random testbench implementation, code and functional coverage</li> <li>Self-motivated with strong technical skills, as well as a great team player and effective communicator</li> <li>Prefer extensive knowledge of Python test infrastructure integrating Jenkins, git, JIRA</li> <li>Experience with PCIE, AXI-4, ARM standards beneficial</li> <li>Experience with formal verification preferred</li> <li>History of high quality first silicon success</li> <li>Some knowledge of ML, AI trends, and HW accelerator landscape, preferred.</li> <li>BSEE +10 years relevant experience. MSEE preferred.</li> </ul> <p>&nbsp;</p> <p><strong>Location:&nbsp; </strong>San Francisco Bay Area or Orange County, CA</p> <p>&nbsp;</p> <p style="line-height: 1;">For California location:</p> <p class="xxmsonormal"><span style="font-size: 10.5pt; color: black;">As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity. &nbsp;The target base salary for this role is approximately</span>&nbsp;$160,000.00 - $185,000.00. The ba<span style="font-size: 10.5pt; color: black;">se salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.</span></p> <p>&nbsp;</p><div class="content-conclusion"><p>We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.</p> <p>Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.</p> <p>&nbsp;</p> <p>#LI-Onsite</p></div>