Tech Lead, FPGA Design & Verification

InnoPhase, Inc.

Posted Oct. 28, 2023

Don't forget to mention FPGAjobs in your application. We are a small team, and these mentions are a huge help to us!

<div class="content-intro"><p><strong>About InnoPhase, Inc.</strong></p> <p><strong>INNOPHASE </strong>is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments.&nbsp; Utilizing our breakthrough, patented, wireless technology we are bringing to market a portfolio of SoCs and solutions with a unique value proposition for 5G applications.&nbsp; To learn more about InnoPhase, visit <a href="" target="_blank"></a></p></div><div>InnoPhase and Synergic Emergence have a co-employment relationship. For over three years, InnoPhase has partnered with Synergic Emergence, a professional employment organization provider, to offer our employees the best benefits and services. This arrangement means that Synergic Emergence provides employee pay checks and benefits, and InnoPhase will provide employment, evaluation, and advancement. By outsourcing some HR functions, InnoPhase can focus on what we do best – developing and implementing highly innovative SOC cellular radio integrated circuit products.</div> <div><br><strong>Job Description</strong><br><strong>Tech Lead, FPGA Design &amp; Verification</strong>: You will be working with a team of design engineers to develop FPGA and novel SoC products for connectivity and communications. You will also be a key contributor to product definition and resulting detailed device performance and functional requirements specifications. In addition to delivering high quality digital solutions in the context of the product architecture, the team supports other disciplines with work product such as Verilog stimulus files, test benches for device bring up/characterization, test vectors for product manufacturing, etc.&nbsp;</div> <div><br><strong>Key Responsibilities</strong></div> <div>&nbsp;</div> <div>• &nbsp; &nbsp;Develop multiplatform FPGA designs for InnoPhase emulation platforms and also Cellular reference product solutions.<br>• &nbsp; &nbsp;Develop FPGA design specifications, communicate and verify these specifications with the RF/FW designers.<br>• &nbsp; &nbsp;Debug designs and provide timely closure.<br>• &nbsp; &nbsp;Perform Synthesis, P&amp;R and generated FPGA images.<br>• &nbsp; &nbsp;Bring up emulation platform with SW and system teams.<br>• &nbsp; &nbsp;Develop and own functional blocks to be used on multiple platforms.<br>• &nbsp; &nbsp;Hands on debug capability using lab equipment and JTAG.<br>• &nbsp; &nbsp;Contribute to/review SoC specifications and architectures.<br>• &nbsp; &nbsp;Front to back digital design and verification – RTL through physical implementation.<br>• &nbsp; &nbsp;Hands on technical leadership.<br>• &nbsp; &nbsp;Help define and socialize digital/system design, implementation methodologies and test strategies and flows.<br>&nbsp;<br><strong>Job Requirements</strong></div> <div>• &nbsp; &nbsp;M.Tech/PhD EE/CS preferred.<br>• &nbsp; &nbsp;10+ years of working with FPGA architecture, implementation, and verification.<br>• &nbsp; &nbsp;Experience with Xilinx &amp; LOGIC Synthesis tools such as VIVADO.<br>• &nbsp; &nbsp;Experience w/ embedded ARM core and bus sub-system integration in XILINX Development boards such as ZCU102.<br>• &nbsp; &nbsp;Experience with Peta Linux build for FPGA ARM SOC applications.<br>• &nbsp; &nbsp;Experience in creating Sanity testbench and RTL block integration.&nbsp;<br>• &nbsp; &nbsp;Experience with Xilinx, TCL, SVN/GIT.<br>• &nbsp; &nbsp;Experience with embedded systems, wireless protocols, power management, signal processing and standard digital interfaces.<br>• &nbsp; &nbsp;Deep RTL design knowledge (Verilog/VHDL) and System Verilog.<br>• &nbsp; &nbsp;Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers).<br>• &nbsp; &nbsp;Proven knowledge of synthesis, static timing, F2B digital SoC design flow.<br>• &nbsp; &nbsp;Knowledge of languages such as C/C++, Perl, Tcl and Python.<br>• &nbsp; &nbsp;Strong communication and presentation skills.<br>• &nbsp; &nbsp;Good skills and interest in mentorship.<br>• &nbsp; &nbsp;Ability to foresee issues and design in flexibility and workarounds for both known and unknown unknowns.<br>• &nbsp; &nbsp;Team player with strong sense of urgency to complete projects on time.<br>&nbsp;<br><strong>Desirable Skills</strong></div> <div>• &nbsp; &nbsp;Experience with Xilinx Development Toos/Flow.<br>• &nbsp; &nbsp;Experience lab debugging tools such as JTAG, logic analyzer.<br>• &nbsp; &nbsp;Able to work effectively with incomplete or changing requirements.<br>• &nbsp; &nbsp;Good skills an interest in mentorship.<br>• &nbsp; &nbsp;Strong knowledge of mixed signal concepts.<br>• &nbsp; &nbsp;Focused, goal driven finisher.</div> <div>&nbsp;</div> <p><strong>Benefits &nbsp;</strong>&nbsp;</p> <div>• &nbsp; &nbsp;Competitive salary and stock options.</div> <div>• &nbsp; &nbsp;Learning and development opportunities.</div> <div>• &nbsp; &nbsp;Employer paid health Insurance.</div> <div>• &nbsp; &nbsp;Casual, Sick &amp; parental leaves.</div>