Don't forget to mention FPGAjobs in your application. We are a small team, and these mentions are a huge help to us!
The Client Engineering Group is looking for a highly motivated SOC Pre-Si Verification Engineer to join the compute die frontend design team for the next generation of Client SOC.In this role, the candidate's responsibilities include, although not limited to:Develops pre Silicon functional validation tests to verify system will meet design requirements Creates test plans for RTL validation defining and running system simulation models and finding and implementing corrective measures for failing RTL tests Analyzes and uses results to modify testing. In this highly visible and interactive role your primary responsibilities will include. Understanding given SOC Fabric (CXL mainly, cache coherency), Graphics(Media, Display, Image Processing Unit), AI (Neural Processing Unit), DFD (design for debug), D2D/Ucie cross-die interface and SoC Power Management clusters u-architecture understanding, SoC/SS Integration or IP test plan development, SOC/Subsystem/IPs Test-Bench infra. definition/development, Val content (test/sequence/cov/assertions) development and signing off all define Verification milestones for Regression/coverage side.
Minimum 6 to 10 year of relevant experience in SoC/Sub-system/IP integration and verification ie developing verification components integrating IP verification content to SOC/SS preparing and executing test plan for complex clusters, subsystems Good understanding and working experience in HVL System Verilog HDL, Verilog, C or C++ and scripts perl shell Knowledge and hands on experience in Industry Standard Verification Methodologies eg UVM Hands on experience in Industry standard simulation and debugging tools ie VCS and Verdi etc Working experience and good understanding of state of art verification technologies ie coverage and assertion based formal verification and HW assisted verification. Good understanding of SoC Fabric [CXL mainly, cache coherency), Graphics(Media,Display,IPU), AI [NPU], DFD (design for debug), D2D/Ucie and Power Management clusters. Excellent debugging and analytical abilities. Qualifications BE or B Tech or M Tech ECE or Computer Science with 6-10 years SoC ,Subsystem ,IP integration and verification experience.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.