Pre-Silicon Verification Engineer


Posted Feb. 12, 2024

Don't forget to mention FPGAjobs in your application. We are a small team, and these mentions are a huge help to us!

Job Description

Your responsibilities include but are not limited to:
Define and develop test env to verify the IP/Sub System functionality.
Define Test plans and develop Tests contents. Define Checkers/monitors strategy.
Define and Develop Assertions. Define Cover points and analyze functional coverage with analysis.
Define Volume regressions strategy and run simulations followed by failure debugs.
Develop formal verification assertions, properties.
Define and perform Performance Verification.
Mentoring and coaching junior verification engineers.
Leadership to manage stake holders with end-to-end objectives in mind.

The candidate should have ability to work effectively with both internal and external teams/stakeholders. Should possess strong problem solving/communication skills. Should be a very good team player.


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:
Candidate should possess a Bachelor's degree in Electrical, Electronics, Computer Engineering or Computer Science or any related field with 10+ years' experience -OR - a Master's degree Electrical, Electronics, Computer Engineering or Computer Science or any related field with 5+ years' experience -OR- PhD degree in Electrical, Electronics, Computer Engineering or Computer Science or any related field with 3+ years' experience in:
VLSI design.
Verification/validation tests.
Expertise in System Verilog/C++/OVM or UVM methodology and/or Formal Verification techniques.

Preferred qualification:
System simulation models and debugging RTL/tests.
High speed serial links IPs (PCIe, UPI, CXL, IOMMU etc).
Experience in Computer architecture and PCIe, UPI, CXL, IOMMU, Cache Coherency protocols

Inside this Business Group

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations.  DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at and not fall prey to unscrupulous elements.

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.