Graphics FE Implementation Engineer
Apple
Abbeville
, Alabama
, United States
ASIC
RTL
STA
Synthesis
DFT
Apply Now
Posted yesterday
Please mention FPGAjobs in your application — it helps a lot!
Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish! Dynamic, resourceful people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Join the team that optimizes and delivers world-class GPUs into Apple Silicon. As part of the GPU FE Implementation team, you’ll be responsible for crafting and building a GPU that enriches the lives of millions of people every day.
The successful candidate will work closely with the RTL and PD (physical design) teams and be responsible for synthesis, analysis, and optimization of the delivered IP. For this role, use and develop advanced techniques spanning RTL/Synthesis/PNR to meet challenging timing, power and area targets while also working with our partners in STA and DFT to achieve successful first silicon. Through this collaboration, you will deliver the best-in-class GPU’s for the best consumer products. If you’re ready to help chart the future of Apple Silicon, we’d love to talk to you.
Experience driving block level synthesis and optimizations
Experience with RTL design improvement for optimal Area, Timing Power
Experience debugging complex logic equivalence issues and in netlist checks to validate functionality and netlist quality
Experience implementing ECOs for functionality and timing
Experience with one or more of: reset domain, multi-clock domain, multi-power domain (UPF), linting tools across RTL and Gate-Level
Scripting experience in ASIC flows – python, tcl, Perl, Data manipulation
BS + 10 years of relevant experience