M Featured FPGA Engineer - Come Build Really Cool Shit with Us Micronova Waterford, Michigan VHDL Verilog 6d
Senior Firmware Verification and Bringup Engineer NVIDIA Santa Clara, California SystemVerilog RTL 6h
Principal Engineer – RISC-V CPU Sub-System Architecture - Hod Hasharon / Haifa Qualcomm Multiple locations RTL SOC 6h
Senior IP Architect – Unified Intel Chassis (UIC) IP and Platform Architecture Intel Bangalore, India RTL UVM 6h
P Software Test Engineer – System Verification (all genders) Philips Unterschleissheim Verification 6h
Senior Digital / Mixed-Signal IC Design or Verification Engineer Broadcom USA-Mendota Heights-Northland VHDL Verilog 6h