Digital Design RTL Engineer
Broadcom
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The ideal candidate has a proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing (CDC) analysis and Reset Domain crossing (RDC). Beyond technical execution, you will collaborate cross-functionally with the Architecture, Verification, and Physical Design teams to mitigate risks and ensure project milestones are met on schedule.
Responsibilities include:
Operate with a high degree of autonomy, taking designs from initial specification through to timing closure and physical design hand-off
Collaborate cross-functionally with Architecture, Verification, and Physical Design teams to mitigate risks and ensure project milestones are met on schedule
High proficiency in SystemVerilog
Proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of PPA optimization, clock domain crossing (CDC) analysis, and low-power design techniques.
Experience:
BSEE required, MSEE/PHD preferred
5+ years of industry experience with a focus on SoC integration, high-speed SerDes, LPDDR/DDR, and/or HBM protocols is highly preferred.
Compensation and Benefits
The annual base salary range for this position is USD 101,000.00 To USD 162,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobRelated openings
- Senior Digital / Mixed-Signal IC Design or Verification Engineer — Broadcom, USA-Mendota Heights-Northland
- Design Engineer - STA — Broadcom, USA-Colorado-Fort Collins-4380 Ziegler Road
- Senior Serdes System Design Engineer/Architect — Broadcom, USA-TX-Austin - River Place B7; USA-CA San Jose Innovation Drive; USA-CA Irvine Alton Parkway Bldg 1
- Manager for IO and Mixed Signal Design — Broadcom, Singapore-Yishun
- DFT Engineer — Broadcom, USA-CA San Jose Innovation Drive
- Physical Design Engineer — Broadcom, USA-Colorado-Colorado Springs-4420 Arrowswest Drive; USA-California-San Jose-1320 Ridder Park Drive