FC Verification Engineer
NVIDIA
We are looking for Full-Chip Verification Engineer to join our NVIDIA’s Networking Silicon team. In this role, you will be responsible for the development and verification of our next-generation NICs at the system level. You will contribute to the architecture of high-speed communication devices by driving full-chip verification execution for the networking solutions powering the world’s most advanced data centers, enjoy working in a meaningful, growing environment where you make a huge impact in a technology-focused company.
What you’ll be doing:
Full-Chip Verification & Execution: Own system-level features by defining verification plans and driving the end-to-end execution.
System-Level Debug & Analysis: Gain a strong understanding of chip micro-architecture and features, investigate, debug, and resolve cross-block issues to guarantee feature correctness and compliance
Cross-Team Collaboration: Work closely with multiple teams within organizations such as Architecture, u-arch, Firmware and all units inside the NIC
AI-Enhanced Development: Accelerate development by leveraging cutting-edge AI coding tools and frameworks.
What we need to see:
Electrical Engineering B.Sc. or Computer Engineering B.Sc. graduate with high scores or equivalent experience
3-5 years of experience in Verification or HW simulation
Strong debugging, problem solving and analytical skills
Innovation Mindset - a proactive approach to adopting new methodologies and coding tools to solve complex challenges
A team player with good communication and interpersonal skills
Ways to stand out from the crowd:
Prior verification experience of SoC
Knowledge in network flows and protocols
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobRelated openings
- Senior Firmware Verification and Bringup Engineer — NVIDIA, US, CA, Santa Clara
- ASIC Design Engineer, Tools and Methodology Development — NVIDIA, US, TX, Austin
- Senior Technical Program Manager – DFX Engineering — NVIDIA, US, CA, Santa Clara
- ASIC CAD Engineer, Clocks Methodology — NVIDIA, India, Bengaluru
- Formal Verification Engineer — NVIDIA, India, Gurugram; India, Bengaluru
- Power Methodology and Analysis Engineer — NVIDIA, China, Shanghai