DFT Engineer

Tianjin , Tianjin , China

VHDL Verilog ASIC DFT Design for Test SOC Verification

Apply Now Posted today Please mention FPGAjobs in your application — it helps a lot!

Hiring for this role?

Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.

Implement and verify Scan, MBIST, and Boundary Scan solutions for complex SoC designs.
Perform scan insertion, DFT DRC checking, and scan chain validation to ensure testability and design quality.
Analyze fault coverage and develop ATPG patterns for production silicon testing.
Develop and maintain DFT automation flows and scripts using Tcl, Perl, Python, or Shell
Collaborate with SoC Design, Verification, Physical Design, and Test Engineering teams to resolve DFT and test-related issues throughout the product development cycle.
Support silicon bring-up, diagnosis, and yield improvement activities during product ramp-up and production.

Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Science, or a related field.
1-3 years of experience in VLSI design, DFT, or a related semiconductor engineering field.
Strong communication and interpersonal skills, with the ability to work effectively in a global team environment.
Good command of English; CET-6 or equivalent English proficiency is preferred.
Good knowledge of Design-for-Test (DFT) methodologies, including Scan, MBIST, and Boundary Scan.
Proficiency in Verilog, VHDL, and scripting languages (such as Tcl, Perl, Python, or Shell).
Hands-on experience with SoC DFT design and implementation for large-scale chips is a plus.
Familiarity with ASIC/SoC development flow, verification, and implementation processes is preferred.

#LI-6650