Digital IP Design Engineer (f/m/d)
NXP Semiconductors
Munich
, Bavaria
, Germany
Verilog
SystemVerilog
FPGA
RTL
Logic Design
Digital Design
Synthesis
DFT
SOC
IP Design
Verification
Apply Now
Posted today
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobBusiness Line Description:
Advanced Chip Engineering Digital IP team defines and develops components for a wide range of products, including automotive microprocessors, application processors, micro-controllers, and networking. The Munich Digital IP team develops interface components, DSP subsystems, next generation AI/ML core and RISCV IPs.
Key Responsibilities:
- Develop and implement digital IP and logic designs for complex Mixed-Signal System-on-Chips (SoCs), adhering to architectural specifications and performance requirements.
- Collaborate closely with hardware and software teams, as well as architecture and system engineering teams, to understand IP functionality and system-level use cases to define features, interfaces and integrate digital blocks.
- Develop high-quality, area-optimal, low-power RTL design using industry-standard hardware description languages (Verilog/SystemVerilog)
- Complete design quality checks such as Lint, CDC/RDC, etc. using industry-standard tools.
- Conduct IP-level design verification activities, including basic testbench development, simulation and debugging to ensure functional correctness.
- Complete IP synthesis and basic timing analysis to meet timing, area and power targets.
- Ensure IP design implementation is done according to design for testability (DFT) requirements.
- Generate comprehensive design documentation and participate in design reviews.
- Troubleshoot and resolve design issues throughout the development lifecycle.
- Stay updated with the latest industry trends, tools, and methodologies in digital design.
Qualification:
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
- Minimum 10 years of experience in IP or subsystem design.
- Solid understanding of microprocessor architecture, interconnects, and cache coherency mechanisms.
- Hands-on experience with CPU design (proprietary cores, RISC-V, or AI/ML accelerators).
- Experience in using AI-based tools to enhance development and design efficiency.
- Experience with AMBA protocols (AHB, AXI, ACE, CHI) and memory systems (ROM, RAM, Flash, DDR/LPDDR).
- Advanced knowledge of Verilog, SystemVerilog, and C/C++.
- Proficiency in scripting languages such as Python, Perl, TCL, or Shell.
- Experience in debugging designs in both pre-silicon (simulation/emulation/FPGA) and post-silicon environments.
- Strong analytical and problem-solving skills.
- Excellent written and verbal communication skills in English.
- Basic conversational German is a plus.
Please note: The successful candidate may/will be responsible for security related tasks. The assignment may/will be in scope of security certifications, therefore a conscious and reliable way of working is necessary
#LI-3da9Related openings
- AI Develop Intern — NXP Semiconductors, Shanghai (Pudong)
- Stage Ingénieur : Techniques de vérification basse consommation utilisant l'UVM, les preuves formelles et les capacités de l'IA (H/F) — NXP Semiconductors, Sophia-Antipolis (Valbonne)
- Stage Ingénieur : Conception pour le test (DFT) / Conception numérique (F/H) — NXP Semiconductors, Sophia-Antipolis (Valbonne)
- Stage Ingénieur : Conception Numérique SoC - Design for Test (F/H) — NXP Semiconductors, Caen
- Safety Engineer (f/m/d) — NXP Semiconductors, Munich
- DFT Verification intern — NXP Semiconductors, Tianjin (Teda)