Senior IP Design Engineer

NXP Semiconductors logo

NXP Semiconductors

Bangalore , India
VHDL Verilog SystemVerilog RTL STA Synthesis SOC IP Design Verification
Apply Now Posted Aug. 11, 2026 Please mention FPGAjobs in your application — it helps a lot!

Hiring for this role?

Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.

Claim and feature this job

Get weekly updates from NXP Semiconductors

We'll email a link to confirm first, and every message has a one-click unsubscribe. Filter by skill, location, or frequency · internships, entry-level, or blog posts.

In this role, you will be responsible for developing high-quality, reusable IPs for SoC/subsystem integration and driving designs from concept through silicon. This position offers an opportunity to work on cutting-edge semiconductor technologies and collaborate with global cross-functional teams.

 

 

 

Key responsibilities

 

Work with architecture teams and put up the micro-architecture based on the IP requirements

Develop RTL using Verilog/SystemVerilog/VHDL based on micro-architectural specifications

Translate system-level requirements into high-quality IP designs

Optimize designs for power, performance, and area

Perform design checks such as Lint, CDC, synthesis, and STA

Drive bug fixing and closure

Support design reviews and sign-off processes

Collaborate with verification teams on test plans and coverage closure

 

Required skills

Strong experience in RTL design (Verilog/SystemVerilog/VHDL)

Solid understanding of SoC/IP design and integration

Hands-on experience with:Lint, CDC, synthesis, timing analysis

Experience in Low-power design techniques

 

 

Preferred skills

 

Experience in full-cycle IP/SoC development

Exposure to formal verification or low-power flows

Experience with post-silicon validation and bring-up


More information about NXP in India...

#LI-29f4

Related openings