Test Engineer – NPI Development
NXP Semiconductors
Kuala Lumpur
, Kuala Lumpur
, Malaysia
RTL
DFT
Design for Test
Verification
Apply Now
Posted today
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobWe are seeking high-potential E&E fresh graduates and early-career engineers to join our New Product Introduction (NPI) Test Engineering team.
In this role, you will work on cutting-edge automotive microcontroller and processor products, developing ATE test solutions from product concept and test planning through first silicon validation to mass production, within global R&D environment.
Job Role :
Pre‑Silicon & Post‑Silicon ATE Development
- Perform pre-silicon virtual tester simulations (RTL & GLS) and emulation using industry‑standard tools
- Develop test program on Automated Test Equipment (ATE) to support post silicon product qualification, characterization, and manufacturing release
- Contribute to continuous improvements of Design-for-Test (DFT) requirements and test methodologies, including AI-assisted automation
- Collaborate closely with design, product, validation, and manufacturing teams across global sites
What You’ll Learn
- End-to-end pre-silicon and post- silicon New Product Test development flow and methodologies
- Automotive-grade semiconductor testing and quality requirements
- Industry-leading ATE platforms (Teradyne/Advantest)
Who Should Apply
- Fresh graduates or engineers up to ~2 years of experience
- Bachelor's or master’s degree in Electrical Engineering, Electronics Engineering, or a related field.
- Strong fundamentals in circuits, semiconductors and microcontrollers
- Basic programming or scripting knowledge (C/C++, Python, Perl, etc)
- Curious, analytical, and eager to learn in a technical R&D role
- Internship or project exposure to IC testing, RTL, or verification is a plus.
Related openings
- Mixed Signal Verification Lead Engineer — NXP Semiconductors, Pune
- Senior Principal Digital Design Engineer — NXP Semiconductors, Sophia-Antipolis (Valbonne)
- Lead STA Engineer — NXP Semiconductors, Bangalore
- Design of integrated logic controller for MTP Memory — NXP Semiconductors, Eindhoven
- Director of SoC Implementation / Physical Design — NXP Semiconductors, Austin (Oakhill, Office)
- Director - STA — NXP Semiconductors, Austin (Oakhill, Office)