M Intern – DRAM Technology Physical Design and Block-Level PPA Optimization Micron Boise, Idaho ASIC RTL 3h
M Intern - Product Engineering, NAND Validation/Characterization Micron Singapore, Central Singapore Verilog SystemVerilog 3h