DFT Verification intern
NXP Semiconductors
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobJob Responsibility:
-Contribute to SoC DFT design activities by running DFT pattern simulations, static and dynamic checks and documentation.
-Assist with DFT AI Flow development under guidance from senior engineers.
-Contribute to engineering quality, learning, and teamwork throughout the development cycle.
Requirements:
-Currently pursuing a Master’s degree in Electrical Engineering, Electronics, Computer Engineering, Computer Science or a related discipline.
-Hands-on experience from ASIC EDA tools, SoC design projects, internships, coursework, or student competitions is a plus.
-Familiar with SoC digital design, verification, programming, EDA tools; willingness to learn quickly is important.
-Strong foundation in engineering fundamentals, problem solving, testing, and technical documentation.
-Able to collaborate with cross-functional teams and communicate technical ideas clearly.
-Good communication skills in English (written and spoken).
Related openings
- AI Develop Intern — NXP Semiconductors, Shanghai (Pudong)
- Stage Ingénieur : Techniques de vérification basse consommation utilisant l'UVM, les preuves formelles et les capacités de l'IA (H/F) — NXP Semiconductors, Sophia-Antipolis (Valbonne)
- Digital IP Design Engineer (f/m/d) — NXP Semiconductors, Munich
- Stage Ingénieur : Conception pour le test (DFT) / Conception numérique (F/H) — NXP Semiconductors, Sophia-Antipolis (Valbonne)
- Stage Ingénieur : Conception Numérique SoC - Design for Test (F/H) — NXP Semiconductors, Caen
- Safety Engineer (f/m/d) — NXP Semiconductors, Munich