16 open FPGA & RTL jobs at Samsung Semiconductor

16 open logic design roles at Samsung Semiconductor.

ASIC jobs DFT jobs FPGA jobs RTL jobs SOC jobs STA jobs SystemVerilog jobs Verification jobs Verilog jobs California

Principal Engineer, Hardware Emulation

Samsung Semiconductor San Jose, California

Verilog SystemVerilog

Staff HSIO Digital & Mixed Signal Design Engineer

Samsung Semiconductor San Jose, California

Digital Design DFT

Senior Engineer, PLL Design

Samsung Semiconductor San Jose, California

Verilog SystemVerilog

15d

Staff Analog/Mixed Signal Engineer

Samsung Semiconductor San Jose, California

Verilog SystemVerilog

19d

Senior Engineer, PLL Design

Samsung Semiconductor San Jose, California

Verilog SystemVerilog

28d

Principal Engineer, SOC Design

Samsung Semiconductor San Jose, California

ASIC RTL

1mo

Senior Engineer, Physical Design AI/ML

Samsung Semiconductor San Jose, California

RTL Place and Route

1mo

Senior RTL Engineer, IO Die and Interconnect IP

Samsung Semiconductor San Jose, California

Verilog SystemVerilog

2mo

Senior RTL Engineer, Memory Centric Computing

Samsung Semiconductor San Jose, California

Verilog System Verilog

2mo

Senior Physical Design Engineer

Samsung Semiconductor San Jose, California

ASIC RTL

2mo

Principal Emulation Engineer

Samsung Semiconductor San Jose, California

Verilog SystemVerilog

2mo

Senior HSIO Digital Design Engineer

Samsung Semiconductor San Jose, California

Digital Design SOC

2mo

See all openings at Samsung Semiconductor Browse Openings at all companies

Hiring for these positions? Sign up for a weekly email on how your roles are performing!