Featured Posts
Latest Posts
Sept. 1, 2026
EVA Systems Engineer
Sensors Design Verification Engineer, Senior - Cork, Ireland
Peripherals Design Verification Staff Engineer
Software CAD Engineer - Cork, Ireland
CPU Emulation Engineer
Staff, Technical Standards – RISC-V SOC (Korea/Taiwan/Singapore/Japan Remote)
HBM PHY System Architect (San Diego, US)
ASIC / NoC Verification & Solutions Engineer- Qualcomm - Guyancourt, France
Staff CPU/NPU Architecture RTL Design Engineer
Server CPU Physical Design Engineer, Senior/Staff level - Cambridge, UK
Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel
Design For Test Engineer (DFT) - Cork, Ireland
CPU Emulation Sr Lead Engineer
Analog Mixed Signal/Power Management Design Engineer
FPGA Engineer, Intelligence Systems
FPGA Engineer
SSD Firmware Development Engineer Intern
Senior Engineer, Physical Design AI/ML
Hardware Engineer Internship - Summer 2027
Hardware Design Engineer - 2027 Grads
Design Verification (DV) Engineer - 2027 Grads
Sr. Engineer - Analog Validation
Aug. 31, 2026