FPGAjobs - Jobs for Logic Designers!

Latest Posts

Post a Job Join Mailing List I want to be hired!

Staff Physical Design Engineer

Tenstorrent

Multiple Locations

ASIC RTL SOC

Posted July 22, 2026

Staff Engineer, Physical Design

Tenstorrent

Multiple Locations

ASIC RTL SOC

Posted July 22, 2026

Staff Engineer, Emulation Technical Lead

Tenstorrent

Austin , Texas , United States

Verilog SystemVerilog Verification

Posted July 22, 2026

Staff Engineer, CPU Core Verification

Tenstorrent

Bengaluru , Karnataka , India

RTL UVM

Posted July 22, 2026

Sr Staff Engineer, SoC RTL Design

Tenstorrent

Toronto , Ontario , Canada

VHDL Verilog FPGA

Posted July 22, 2026

Staff Engineer, SoC Design Verification

Tenstorrent

Multiple Locations

RTL UVM Verification

Posted July 22, 2026

Staff Engineer, RTL Implementation

Tenstorrent

Multiple Locations

VHDL Verilog RTL

Posted July 22, 2026

Sr. Engineer, RTL Design AI Hardware

Tenstorrent

Belgrade , Central Banat District , Serbia

Verilog SystemVerilog RTL

Posted July 22, 2026

Sr. Engineer, CPU RTL Design

Tenstorrent

Multiple Locations

VHDL Verilog RTL

Posted July 22, 2026

SOC Emulation Engineer - Hardware Emulation Infrastructure

Tenstorrent

Multiple Locations

Verilog SystemVerilog RTL

Posted July 22, 2026

SOC Architect - Chiplet

Tenstorrent

Munich , Bavaria , Germany

Posted July 22, 2026

Senior Engineer, System-Level Design Verification

Tenstorrent

Toronto , Ontario , Canada

Verification

Posted July 22, 2026

Senior DFT Engineer, Architecture

Tenstorrent

Tokyo , Tokyo , Japan

RTL DFT SOC

Posted July 22, 2026

RISC-V CPU Microarchitecture / RTL

Tenstorrent

United States

VHDL Verilog SystemVerilog

Posted July 22, 2026

Power Design Engineer

Tenstorrent

Tokyo , Tokyo , Japan

Verilog SystemVerilog ASIC

Posted July 22, 2026

Power Architect

Tenstorrent

Toronto , Ontario , Canada

Verilog RTL HDL

Posted July 22, 2026

Physical Design Engineer - STA

Tenstorrent

Multiple Locations

RTL STA DFT

Posted July 22, 2026

Physical Design Engineer, PnR

Tenstorrent

Multiple Locations

RTL STA DFT

Posted July 22, 2026

Physical Design Engineer: Die-to-Die Interface (RTL to GDSII)

Tenstorrent

United States

ASIC RTL STA

Posted July 22, 2026

Physical Design Engineer

Tenstorrent

Multiple Locations

ASIC RTL SOC

Posted July 22, 2026

Show me more