SystemVerilog Jobs in Santa Clara, CA
Browse open SystemVerilog positions in Santa Clara, CA for FPGA, ASIC, and RTL engineers.
All Locations
California
205
Texas
106
Austin, TX
91
Santa Clara, CA
70
Bangalore
60
Telangana
44
Hyderabad
44
Ontario
35
Sr. Staff Design Verification Engineer
Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU
Principal Design Verification Engineer – CPU Coherent Interconnect
Senior ASIC Design Verification Engineer
Senior Design Verification Engineer
Cell Modeling and Verification Engineer - New College Grad 2026
Senior Verification Engineer - Hardware
Senior ASIC Verification Engineer
Custom SOC IP Verification Engineer
Senior Verification Engineer
Senior Cell Modeling and Verification Engineer
Senior EDA Engineer, SOC Design Methodology
Senior ASIC Verification Engineer - GPU
ASIC Verification Engineer
Emulation Front-End Infrastructure Engineer
Power Management Design Engineer
Power Management Design Engineer
Power Management Design Engineer
Senior Design Verification Engineer – High Performance CPU Core
Get notified about new SystemVerilog jobs
We'll email you when new SystemVerilog positions are posted.
Set up a job alert